Posts

Showing posts from May, 2020

8 Bit Computer Architecture

Image
 This is a very simple 8-bit architecture with 7 registers and an accumulator for storing intermediate results. I call it, the Primis - which should be Latin for first - it being my first computer design. The pipeline is limited to two stages: The first to the accumulator and the second to the load function on the register array. There are no flags on the ALU for negative values or zeros, these could be added later; however, I'm happy with this design and I plan to move forward from here. (8-bit CPU "Primis" - designed by James Reagan 2019) Below is the architecture of the almost 45 year old Intel 8008. It is clearly more advanced than my simple 8-bit architecture. It has dynamic frequency scaling - which is basically automated overclocking to manage power and temperature; a properly designed "on-chip" stack; four conditional flags for zeros, parities, carries, and signs; it also sports a CLA adder whereas my CPU has a classic ripple-carry-adder. The 8008 had ar...